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This document summarizes the results of a multi-processor
systems design review. The results of this review are anticipated
to be used for the design of a SUMC - Multi-Processing System.
This effort was performed for NASA-MSFC under Contract
No. NAS8-27359, Modification No. S/A3.
Participants were:
T. T. Schansman
J. R. Conway
E. I. Eastin
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1. INTRODUCTION
This report summarizes the results of a multi-processor
systems design review. The systems were reviewed against use
in a "Space Station Environment".
The purpose of the review was to evaluate the proposed
designs from a systems viewpoint in general and from the systems
software in particular. The recommendations resulting from this
evaluation are anticipated to be considered for the design of a multi-
processing system built around a SUMC.
Two multi-processing system designs were reviewed; one
design proposed by the IBM Corporation, one design as proposed by
the RCA Corporation. It was the original intent to also review a design
proposed by the Intermetrics Corporation. However, the Intermetrics
design was not available in time for a full evaluation, and was there-
fore excluded from this report.
In general, the designs reviewed were highly functional and
many questions could not be answered. However, several major issues
were uncovered which could be evaluated to some detail, and which
could greatly impact the SUMC-MP design.
The major issues relevant to amulti-processing system design
revolve around the following functions:
1) Storage Management
2) Processor Management
3) Intermodule Communication
4) Memory Access Interference
5) - System Efficiency
6) System Recovery/Reliability
Section 2 of this document summarizes the results of the IBM
design review. Section 3 summarizes the results of the RCA design
review. References are provided at the end of this report.
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2. IBM DESIGN EVALUATION
Two designs were, in effect, submitted by IBM. Paragraph
2. 1 summarizes the evaluation of the first design, Paragraph 2. 2 sum-
marizes the evaluation of a second design, an amended version of
the first.
The first design contained many shortcomings and was con-
sidered the lesser of the two designs (IBM and RCA). The amended
version improved the design considerably; however, it was far more
functional than the RCA design and therefore difficult to compare.
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2.1 IBM DESIGN - VERSION 1 - REVIEW SUMMARY
MAIN TOPICS
J/ SYSTEM OVERVIEW
J/ CONFIGURATION CONTROL UNIT
o Address translation
o Communication control
o State control
-/ RECONFIGURATION STATE MONITOR UNIT
/ INPUT/OUTPUT
,/ MULTIPROCESSING INSTRUCTIONS
J/ FAULT TOLERANCE
/ SUMMARY
Ii , .
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V/SYSTEM OVERVIEW
o Processor architecture is S360 based - but not
compatible.
o High emphasis on automatic partitioning into inde-
pendent systems without physical disconnects.
o High emphasis on not affecting SUMC design (as it
existed at that time).
o Floating Executive intended.
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SYSTEM OVERVIEW
(continued)
CHANNELS
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. .
/CONFIGURATION CONTROL UNIT
(CCU)
Purpose:
o To allow logical addressing of memory modules - ATU.
o To allow partitioning of modules into independent
systems, without physical disconnects. - Communica-
tion control.
o To allow controlled loading, initializing, reconfiguration,
etc., - State control.
Implementation Notes:
o Each module has a CCU.
Special instructions provided for CCU control.o
* ADDRESS TRANSLATION UNIT
To allow physical modules to be replaced without
affecting software addresses.
To assign preferential storage addresses (0-n) to
physical locations.
Functional Characteristics:
o Each CPU has an ATU.
o Each CPU may address any module.
o ATU may be used to prevent access to physical modules
(partitioning into independent systems).
-7-
Purpose:
0
0
*, ADDRESS TRANSLATION UNIT
(continued)
Comments:
o Re-assignment of memory module addresses can be
more cost effectively performed in the memory modules
(HUGHES-ARMMS).
o Design will be dictated by selected paging mechanism.
o However PSA translate is a distinct problem unsolved
by paging - CPU's address same logical addresses.
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PREFERENTIAL STORAGE AREA
Purpose:
0
0
0
Basic Need:
o
0
Contains information necessary to perform CPU
initialization.
Contains save areas for interrupt handling.
Contains I/O communication control information.
Used for diagnostic logouts.
Each CPU needs to generate identical fixed logical
addresses for various communication purposes.
Logical addresses need to be transformed to physical
addresses unique to each CPU.
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PREFERENTIAL STORAGE AREA
(continued)
S360
o Initialization
o Interrupl
- Initial program load PSW
- Initial program load CCW
- Initial program load CCW
t/Trap Control
- External old PSW
- Supervisor call old PSW
- Program check old PSW
- Machine check old PSW
I/O old PSW
- External new PSW
- Supervisor call new PSW
- Program check new PSW
- Machine check new PSW
- I/O new PSW
rl
Q2
o I/O Control
- - Channel status word
- Channel address word
o Timer
o Diagnostic s
Timer
Model dependent'
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COMMUNICATION CELL ADDRESSING
SUMC /MP
o Special Translation Unit undesirable
- Translation unit used for paging.
- Translation unit may not be unique for each
CPU.
o Other approaches
- Generate unique logical (i.e., paged) address
internal to CPU, based on (externally) assigned
identity.
Use pointer-addressed common communication
area, put CPU identity in communication cell.
Locking of (shared) pointer(s) may cause problems.
,,,
-11-
* COMMUNICATION CONTROL
Purpose:
o To logically disconnect modules from each other to
form independent systems for:
- Maintenance
- Checkout
- Debug (?)
- Bring up new experiments (?)
Functional Characteristics:
o Each module has a communication state register to
inhibit unwanted communications.
CPU IOC MEM
MEM 15 15
to CPU 4 -
from CPU 4 4 4
to IOC 3
from IOC 3 3
Registers are controlled through special instructions.
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o
* COMMUNICATION CONTROL
(continued)
Comments:
0
o
Need for debug or independent systems questionable -
system always needs protection from software errors.
Seems very useful for maintenance and checkout, which
may bypass other system -protection features.
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* STATE CONTROL
Purpose:
0 To enable controlled initialization, reconfiguration
Comments:
0 Necessary, but is driven by other design features
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ANPUT/OUTPUT
(IBM DESIGN)
I/O Exec.
Begin I/O
Halt I/O
est I/O
IOC Command
IOC Command
I
o Conventional (360) approach
o IOC is pure channel control unit
o I/O termination interrupts handled by specific (initiating) CPU
o Vehicle bus controller likely to be separate, and more intelligent,
unit.
I.- 
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INpUT/OUTPUT (continued)
RCA DESIGN
V
I/O Device
I/O Exec. 
Controller s
ommunication
o Execution of I/O Exec and Task Exec physically separated.
o IOP is (near) full-fledged processor.
o I/O termination signals can be decoupled from specific (initiating)
CPU.
o I/O Exec integral part of IOP design.
o Vehicle bus controller may be regular IOP.
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X/ RECONFIGURATION STATE MONITOR UNIT
(RSMU)
Purpose:
o To detect major malfunctions during reconfiguration
Functional Characteristics:
o Detects multiple state 3's (reconfiguration state).
o Detects excessive time in state 3.
o Activates alarms and generates an interrupt to the
CPU's.
Implementation Characteristics:
o Duplexed Hardware
Operational Characteristics:
o Initiated by CPU
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RECONFIGURATION STATE MONITOR UNIT
(RSMU)
(continued)
General Comments:
o Special emphasis on reconfiguration state not justified.
o Performs standard "watchdog" service necessary for
any running task (exception detection of multiple state
3's).
o Reconfiguration is a manually initiated and controlled
operation.
Recommendation:
o Drop further consideration of this unit.
o Use standard external interval timer to provide watchdog
service.
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Y MULTIPROCESSING INSTRUCTIONS
o Load/Store CCU/CPU
CCU/E
To allow control of configuration control registers
and states of modules.
o Test and Set
To perform locking of shared instructions or data.
o Delay (n microseconds)
Main use in conjunction with Test and Set.
o Store Identity
To be used with exec.. interface.
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X FAULT TOLERANCE
"Standard self test software and hardware, augmented
by redundant elements to aid in detection and isolation
of faults".
Configuration Control Registers.
Reconfiguration State Monitor Unit.
Memory parity.
Storage protection - lock and key.
Memory module addresses re-assignable (through ATU).
Memory access timeouts.
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o
0o
0o
0o
0o
0o
0o
7 SUMMARY
o' Design is largely traditional
o DELAY instruction seems useful
o PSA design is not fully worked out in RCA design
o RCA-IOP design preferable - probably
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2.2 IBM - VERSION 2 - REVIEW SUMMARY
NOTABLE DIFFERENCES FROM VERSION 1
o INTERMODULE COMMUNICATION
Changed from busses (4) to communication matrices.(2)
Comment: Seems better. Not enough info in handout
to evaluate.
o PROCESSOR ARCHITECTURE
Changed to "augmented" S360
No comment
o PREFERENTIAL STORAGE ADDRESSING
Changed from address translate to control (base)
register.
Comment: Good chance.
o VIRTUAL STORAGE
Added to system architecture
Comment: Use of "segments" and "reference bits" unclear.
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IBM - VERSION 2
NOTABLE DIFFERENCES FROM VERSION 1
(continued)
o VIRTUAL MACHINE
Added to Executive Design
Comments: Sensible addition, as long as application
programs can run on real machine in
parallel with virtual machine. Approach
not clear from handout.
o RECONFIGURATION STATE MONITOR UNIT
Removed
Comment: Good
o CONFIGURATION CONTROL UNIT
Automatic partitioning replaced by manual partitioning.
Comment: Good
o MEMORY MODULE FEATURES
- Content correctable (?)
- Interleave
- Memory registers
Comment: Logical changes. Not sure above effectiveness
of memory interleave in a paged system, but
will not hurt.
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IBM - VERSION 2
SUMMAR Y
o Much improved over Version 1
o No new features
RCA design.
o Virtual machine
Executive.
evident that should be considered in
concept worthwhile addition to RCA
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3. RCA DESIGN EVALUATION
The RCA design was documented in far more detail than
the IBM design and thus subject to closer scrutiny. The design
was certainly the more interesting of the two.
It is anticipated that the SUMC Multiprocessor System will
be functionally closer to the proposed RCA design.
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RCA DESIGN . REVIEW SUMMARY
GENERAL COMMENT
Emphasis of this evaluation is the system not the software
complexity.
MAIN TOPICS
7 Virtual Memory
7 Hardware Task Switching
/ Intermodule Communications
/ Information Protection
/ Fault Tolerance
/ Potential SUMC Design Impacts
MAIN CRITICISMS
f CPU assignment to tasks too inflexible
/ Paging impact on performance too large
/ Emphasis on system throughput not compatible with
real time aspects.
;, .
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3. 1
/ VIRTUAL MEMORY
o ADVANTAGES
Relieves application programmer from
segmenting and overlaying programs.
Allows application program execution to be
started, even though insufficient high speed
storage is available to contain whole program.
o DISADVANTAGES
- Potentially large impact on performance I I
- Slightly increases Control Executive/Hardware
complexity.
- Requires "look-ahead" on Variable Field length
and I/O instructions.
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C
,/VIRTUAL MEMORY
SAMPLE PAGING PERFORMANCE
Model 85 performance relative
speed
to single-level storage operating at cache
MEAN-81%
I
75.79 80.84 85.89 90-94
PERCENTAGE OF IDEAL PERFORMANCE
Parameters
o Speed ratio: Aux Mem/HS Mem ~ 10
o "Page" size: 64 bytes
0 Aux Mem path width: 16 bytes (1/4 page)
o 4 way interleave
o Effective transfer speed per Aux Mem word - HS Mem word
access time
-28-
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/ VIRTUAL MEMORY
APPLICABILITY TO SUMC/MP
Application program> high speed store
Not a common occurrence.
Total application program storage > high
speed store.
More common due to multiprocessing/ multi-
programming.
Conclusion:
Note:
Main advantage on SUMC/MP is potentially
more efficient high speed store utilization.
Therefore, better throughput.
Better throughput can only be realized if page
faulting and paging is kept to absolute minimum
necessary.
-29-
o
/ VIRTUAL MEMORY
PAGING
o GENERAL COMMENTS
- Currently most popular approach to Virtual
Memory implementation.
Subject to "internal fragmentation", thus off-
setting potential storage efficiency somewhat.
o DESIGN PARAMETERS
- Fetch Policy: When is a page to be moved to
high speed memory?
Replacement Policy: Which page in high speed
memory will be removed to auxiliary memory?
- Page Size
o MAIN IMPLEMENTATION PROBLEM
- Page address translate mechanism
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I/ VIRTUAL MEMORY
RCA DESIGN
o FETCH POLICY
o REPLACEMENT
POLICY
o PAGE SIZE
o OTHER
Demand paging, except for
executive.
?
Locked pages.
128/256 words. Due to selection
of aux. storage parameters.
Name space > virtual memory.
Each task has translate table.
,- 
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I/ VIR TUAL MEMOR Y
RCA DESIGN
(continued)
High Speed Store (1 us) Aux. Mem.
(10 us)
CAM - 20 entries
10 reserved for Exec.
1280/2560 words directly addressable application storage
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./ VIR TUAL MEMORY
RCA DESIGN
(continued)
o ADVANTAGES
- ATU search time only holds up one CPE.
- Application related info. protection may be
included in ATU - on a page basis.
o DISADVANTAGES
- ATU reload, for both CPE and IOU, is a
common occurrence.
Requires additional memory accesses even though
page is in high speed storage.
- Page swap potentially involves multiple CPE's/IOU's.
- Page size too small for disk/drum.
- Duplication of entries for Exec. pages.
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/ VIRTUAL MEMORY
PROPOSED APPROACH
o FETCH POLICY Demand paging with system-directed
pre-paging.
o REPLACEMENT
POLICY
o PAGE SIZE
Least RecentlyReplaced (LRR)/Task or
floating LRU
Priority/Free Pages.
Min. 1000 words.
Aux StorageHigh Speed Storage (1 us)
All high speed storage directly accessible
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7VIRTUAL MEMORY
PROPOSED APPROACH
o ADVANTAGES
- All high speed storage directly accessible by all
CPE's/IOU's.
Potential mix of paged and.non-paged memories
possible.
- ATU's are maintained without CPE participation.
o DISADVANTAG ES
- ATU search holds up all CPE's/IOU's. However,
search time short and probably overlapped. with
current memory cycle.
Page fault indicated by time out.
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/HARDWARE TASK SWITCHING
RCA DESIGN
Systems
Engineering
Executive
User
I
I
o Each level has own set of registers.
o Registers are never automatically stored in memory.
o Tasks are pre-assigned to user levels.
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ROUTINE FUNCTION PRIORITY LEVEL
Power Failure 15
Module Failure Entry 14
-Mode Switching 13
MMU Code Check Failure 12
Executive Entry 11
Task Control 10
I/O Request 9
Page Fetch 8
Interval Timer 7
.,User Lev l 6 6 0o
User Level 6 6
User Level 5 5
User Level 4 4
User Level 3 3
User Level 2 2
User Level 1 1
User Level 0 0
q
/HARDWARE TASK SWITCHING
RCA DESIGN
(continued)
o GENERAL C OMMEN TS
Performance advantage negligible - with one
exception.
- Pre-assigning tasks to CPE's is unsound policy.
Not re-assigning waiting tasks to other CPU's is
unsound policy.
Most common need for store/restore - subroutine
usage - not taken care of.
However, retain large SPM and interrupt register
Implement such that it can be used in different ways.
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/ HARDWARE TASK SWITCHING
PERFORMANCE EVALUATION
I TO
BY
BE
INITIATE A TASK UPON OCCURRENCE OF SPECIAL EVENT,
JUST ENABLING LEVEL; I. E., REGISTERS DO NOT HAVE TO
LOADED.
o System Engineering Levels
- Occurrence highly exceptional.
- Need only a few registers to start and
probably execute.
- Advantage negligible.
o Executive Levels
- Occurrence regular.
- Estimate average of 4 registers contain start
info rmation.
- Some advantage.
o User Levels
- Usage not applicable. The registers, if any,
have to be loaded from memory upon assign-
ment to CPU.
o No advantage.
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HARDWARE TASK SWITCHING
PERFORMANCE EVALUATION
(continued)
TO SAVE TASK INFORMATION UPON PRIORITY INTERRUPT,
SUCH THAT IT CAN BE AUTOMATICALLY RESTARTED WHEN
HIGHER LEVEL TASK IS COMPLETED.
System Engineering Levels
- Occurrence of one event exceptional, occurrence
of multiple events near zero.
- No advantage.
o Executive Levels
- Levels cannot interrupt each other, with
exception of intermodule communication.
- Interrupt by Systems Engineering Level
exceptional.
- Advantage, at best, doubtful.
o User Levels
- Suspension (necessary save of registers) is
common occurrence.
- Re-activation on same processor not a com-
mon occurrence.
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0
/HARDWARE TASK SWITCHING
PERFORMANCE EVALUATION
(continued)
1) Interrupt by SE Levels
- Re-activation on same processor unlikely.
- Occurrence exceptional.
- No advantage.
2) Interrupt by Executive Levels
- Re-activation on same processor normal for
calls not causing "wait" condition.
- Regular occurrence.
- Advantageous.
3) Interrupt by User Level
- Re-activation on same processor doubtful.
- Could be regular occurrence.
- No advantage.
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7/HARDWARE TASK SWITCHING
PERFORMANCE EVALUATION
(continued)
SUMMAR Y
o Only advantage on certain Executive calls.
o Number of levels and separate level registers can be
decreased without affecting performance.
o Re-assigning "suspended" tasks to other CPE incurs
large overhead.
o Subroutine call store/restore is not handled.
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/HARDWARE TASK SWITCHING
PROPOSED IMPROVEMENTS.
(CPE)
o Priority Levels and Assignments
Mandatory
Register Sets
1
1
1
1
TBD
4-5
o User level has 4-5
call (local).
o
Routine Priority
Function , Levels
System Engineering TBD
Cross Module Comm. 1
Interval Timer 1
Exec. Call 1
Processing Trap TBD
User Level None
hierarchical levels invoked on subroutine
Additional instructions
- CALL SUBROUTINE (local) .
- STORE/RESTORE REGISTERS LEVEL X
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INTERMODULE COMMUNICATION
RCA DESIGN
o FUNCTIONAL CHARACTERISTICS
CPU to CPU: None
- CPU to IOP: Stack - Global
IOP to CPU: Stack - Local
- IOP to IOP: Single - Local
o IMPLEMENTATION CHARACTERISTICS
- All communication through fixed memory locations.
- Attention signal derived from continuous module
polling of specific memory locations.
- Polling rate indeterminable.
- Polling performed by software.
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INTERAMO)DULE COMMUNICATION
RCA DESIGN
IOU-_CPE
GS - Global Stack
LS - Local Stack
LC - Local Cell - common
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INTERMODULE COMMUNICATION
REQUIR EMEN TS ANAL YSIS
o INPUT/OUTPUT SUPPORT - Solicited
CPU-- (any) IOU
Purpose: Request for data transfer
Type: Global Request - Any IOU
Info: Command info.
Data address
Request ID (not CPU ID)
Request Priority
IOU -(undetermined) CPU
Purpose: Signal Request completed
Type: Global - CPU assignment not known
to I/O manager
Info: Request ID
Request Status
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/ INTERMODULE COMMUNICATION
REQUIREMENTS ANALYSIS.
o INPUT/OUTPUT SUPPORT - Solicited
CPU-- (any) IOU - special case
Purpose: Feed/request data to/from continuous
I/O task (e. g., telemetry)
Type: Global - IOU assignment unknown
Info: Command Info
Data address
Evaluation Notes
1) Only CPU ID is known
2) Request status goes to specific CPE
consequence of 1. Requires task to
remain with specific CPEo
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7 INTERMODULE COMMUNICATION
REQUIREMENTS ANALYSIS
o INPUT/OUTPUT SUPPORT - unsolicited
IOU;-(any) CPU
Purpose: To signal that (uninitiated) external event
has occurred.
Type: Global - CPU assignment unknown.
Info: Command Info.
Data address, if any.
Evaluation Notes
1) Design requires signal to specific CPU.
2) This and previous case may be solved by
IOU executing CPE Task Control.
-48-
/ INTERMODULE COMMUNICATIONS
REQUIREMENTS ANALYSIS
o CPU TASK ASSIGNMENT
- CPU--CPU
Purpose: To assign a (higher priority) task to an
active CPE.
Type: Local - Specific CPE
Info: Task control block
Evaluation Notes:
1) Not available in design
2) May be solved by IOU executing CPE task
control.
3) May be solved by assigning (hardware)
Executive Control to "lowest priority" CPU.
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/ INTERMODIULE COMMUNICATION
REQUIREMENTS ANALYSIS
o IOU TASK CONTROL
- IOU-,- IOU
Similar to CPU task control
Evaluation Notes
Single cell available for IOU--iIOU communication
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./INTERMODUL E COMMUNICATION
RCA DESIGN
COMMENTS
o IOU REQUIRED TO PERFORM
- Part of CPE task control
- Intertask synchronization
Reconfiguration
- IOU associated functions
Consequences
- 'No-separation of I/O and CPE management
Potential bottleneck if one IOU required
IOU may be more complex than CPE
o POLLING ADDS INTERFERENCE
- Memory access
- Program execution
o NOT COMPATIBLE WITH REAL TIME PROCESSES
- Rate selection critical
o BUT HARDWARE INTERFACE IS SIMPLE
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/INTERMODUL E COMMUNICATIONS
SUGGESTED IMPROVEMENTS
o FUNCTIONAL CHARACTERISTICS
- CPU to CPU Single
Stack
- CPU to IOP
- IOP to CPU
- IOP to IOP
Stack
Stack
Single
Stack
- if attention
- if polling
- Global
- Global
- if attention
- if polling
o IMPLEMENTATION CHARACTERISTICS
- All info. through memory
- External attention lines
CPU- CPU 
Local - directed
IOP -- IOP
CPU -*IOP Global
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INTERMODULE COMMUNICATION
SUGGESTED IMPROVEMENTS
CPU CPU
CPE I I
IOUPE 
1 I - IU
S IOU-- IOULC
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/ INFORM4TION PROTECTION
RCA DESIGN
o CONTENTS ERROR PROTECT
- 11 bit ECC in storage
- Burst ECC for Bus traffic
o ADDRESS ERROR PROTECT
- Task page translate list
- Protect key
o SHARED ACCESS PROTECT
- Lock and Go for shared instructions
- Word status bits for shared data
Note: Currently planned to be software function
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INFOR MATION PROTECTION
RCA DESIGN
(continued)
o GENERAL COMMENTS
- Usage details on AEP and SAP not fully defined.
- Software interrogation of word status bits undesir-
able.
- AEP loses power for large pages/storage blocks.
o SUGGESTED IMPROVEMENTS
- Expand LOCK AND GO to include shared data.
Lock word can indicate instructions or data.
- Consider base/bound scheme for protection.
(Writeup attached)
1) Independent of page size
2) Variable size blocks
Note: There may be a distinction between Control Exec.
protect mechanisms and application program
protect mechanisms.
;, -
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/ FAULT TOLERANCE
RCA DESIGN
o FEATURES
Single error correction
Backup copies for critical info. (implementation
undefined)
Module faults limited to module in error (only
if error detected in time)
o GENERAL COMMENTS
·Objectives should be defined in detail - unless
not important
Single instruction retry should be part of
obj e ctive s
MIT - Hopkins, Fault Tolerant Processor
IBM - System 370
HUGHES - ARMMS
INTERMETRICS - Space Station MP
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V/ POTENTIAL- CSi4 DESIGN IMPACTS
o Paging related look-ahead
o Interface with ATU
o Interface with memory
o Interface with channels/interrupts
o Attention interface
o Byte transform unit
o Lock and go
o Base/bound protection
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